



## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/751,187	12/29/2000	Don A. Dykes	1662-34000 (P00-3163)	8527	
7590 11/07/2003			EXAMINER		
JONATHAN M. HARRIS			CHANG, ERIC		
CONLEY, ROSE & TAYON P.O. BOX 3267			ART UNIT	PAPER NUMBER	
HOUSTON, TX 77253-3267			2185	<u> </u>	
			DATE MAILED: 11/07/2003	/	

Please find below and/or attached an Office communication concerning this application or proceeding.

				P24		
		Application No.	Applicant(s)			
		09/751,187	DYKES ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Eric Chang	2185			
	The MAILING DATE of this communication app	pears on the cover shee	t with the correspondence ad	dress		
Period for		VIC CET TO EVOIDE	0 A40AITH40\ ED0A4			
THE N - Extens after S - If the p - If NO p - Failure - Any re	ORTENED STATUTORY PERIOD FOR REPL' NAILING DATE OF THIS COMMUNICATION. Sions of time may be available under the provisions of 37 CFR 1.1 EX (6) MONTHS from the mailing date of this communication. Deriod for reply specified above is less than thirty (30) days, a reply Deriod for reply is specified above, the maximum statutory period to the reply within the set or extended period for reply will, by statute Ply received by the Office later than three months after the mailing I patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may within the statutory minimum of will apply and will expire SIX (6) it, cause the application to become	y a reply be timely filed  thirty (30) days will be considered timely MONTHS from the mailing date of this cole BANDONED (35 U.S.C. § 133).	y. ommunication.		
1)[🛛	Responsive to communication(s) filed on 29 L	December 2000 .				
2a)□	This action is <b>FINAL</b> . 2b)⊠ Th	is action is non-final.				
3)□	Since this application is in condition for allowardosed in accordance with the practice under			e merits is		
	on of Claims					
•	Claim(s) <u>1-20</u> is/are pending in the application					
	a) Of the above claim(s) is/are withdra	wn from consideration.				
5) <u> </u>	Claim(s) is/are allowed.					
6)⊠ (	Claim(s) <u>1-20</u> is/are rejected.					
·	Claim(s) is/are objected to.					
8)	Claim(s) are subject to restriction and/o on Papers	r election requirement.				
9)□ T	he specification is objected to by the Examine	r.				
10)⊠ T	he drawing(s) filed on 13 August 2001 is/are:	a)⊠ accepted or b)□ ob	jected to by the Examiner.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
	he oath or declaration is objected to by the Ex	aminer.				
Priority u	nder 35 U.S.C. §§ 119 and 120					
	Acknowledgment is made of a claim for foreigr	n priority under 35 U.S.	C. § 119(a)-(d) or (f).			
•	] All b) ☐ Some * c) ☐ None of:					
•	1. Certified copies of the priority document	s have been received.				
	2. Certified copies of the priority document					
	B. Copies of the certified copies of the prior application from the International Buse the attached detailed Office action for a list	reau (PCT Rule 17.2(a	)).	Stage		
	cknowledgment is made of a claim for domesti			application).		
•	☐ The translation of the foreign language pro	•	- , , , ,	appca.ioy.		
	cknowledgment is made of a claim for domesti	• •				
Attachment(	s)					
2) 🔲 Notice	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449) Paper No(s) _	5) 🔲 Notice	ew Summary (PTO-413) Paper No( of Informal Patent Application (PT0			

Application/Control Number: 09/751,187

Art Unit: 2185

## **DETAILED ACTION**

1. Claims 1-20 are pending.

## Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1, 7-10 and 19-20 are rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent 5,381,549 to Tamura.
- 4. As to claim 1, Tamura discloses a computer system comprising:
  - [a] a microprocessor [col. 2, line 62];
- [b] startup memory coupled to the microprocessor wherein the startup memory is available upon power up of the system [col. 2, lines 67-68, and col. 3, lines 1-4]; and
- [c] an original boot block stored in the startup memory wherein the original boot block checks for a secondary boot block [col. 2, lines 67-68, and col. 3, line 1].

Tamura teaches a computer system that begins boot processing and checks for a secondary storage device containing boot code, such as the OS used to operate the computer system [FIG. 2], substantially as claimed.

Application/Control Number: 09/751,187 Page 3

Art Unit: 2185

5. As to claim 7, Tamura discloses the original boot block only performs mandatory initialization functions before checking for a secondary boot block [col. 2, lines 67-68, and col.

3, line 1]. Tamura teaches the boot processing initializes the computer system prior to checking

for a secondary boot block for further boot processing.

6. As to claims 8-9 and 19, Tamura discloses the original boot block is a ROM and therefore protected from modification [col. 2, lines 55-56]. Likewise, it would be well known to one of ordinary skill in the art that if the second boot block were also stored in a non-volatile memory, that it too would be protected from modification as well.

- As to claim 10, Tamura discloses a computer system wherein an original boot block in startup memory is used to initialize the system, and checking for a secondary boot block thereafter. Because Tamura teaches the computer system, Tamura also teaches the method for booting the computer, substantially as claimed.
- 8. As to claim 20, Tamura discloses a computer system wherein an original boot block in startup memory is used to initialize the system, and checking for a secondary boot block thereafter. Because it is well known to one of ordinary skill in the art that computer systems further comprise a power supply, Tamura also teaches the computer system further comprising a power supply, substantially as claimed.

Page 4

Application/Control Number: 09/751,187

Art Unit: 2185

- 9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 10. Claims 2-6, 11-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 5,381,549 to Tamura, in view of U.S. Patent 6,622,246 to Biondi.
- As to claims 2-3, 11-12 and 16, Tamura discloses searching for a secondary boot storage device for a secondary boot block [col. 2, lines 67-68, and col. 3, line 1]. Although Tamura teaches that the secondary boot storage device may be a floppy disk or the like, it would be obvious to one of ordinary skill in the art that any storage device capable of storing boot code, such as a non-volatile memory, may be used within the scope of Tamura's invention. Thus, Tamara teaches all of the limitations of the claims, but does not teach checking for a secondary boot block stored in a startup memory at a specific memory address.

Biondi teaches that the first and second boot blocks may reside in the same memory [FIG. 3, and col. 3, lines 41-57]. Because Biondi teaches that the size of the boot blocks may vary, Biondi teaches inherent means for determining the location of said boot blocks, such as locating them at specific memory addresses, substantially as claimed.

At the time that the invention was made, it would have been obvious to a person of ordinary skill in the art to employ the boot block address location means as taught by Biondi.

Application/Control Number: 09/751,187 Page 5

Art Unit: 2185

One of ordinary skill in the art would have been motivated to do so that multiple boot blocks may be stored on a single storage device.

It would have been obvious to one of ordinary skill in the art to combine the teachings of the cited references because they are both directed to the problem of storing multiple boot blocks for boot processing in a computer system. Moreover, the single storage device containing both boot blocks taught by Biondi would improve the efficiency of Tamura because it allowed both boot blocks to be stored without utilizing additional hardware, while maintaining the capability to detect whether a second boot block exists.

- 12. As to claims 4-6 and 13-15, Biondi discloses verifying that the secondary boot block exists [col. 4, lines 33-44], and that it may further be verified by performing the checksum [col. 3, lines 66-67, and col. 4, lines 1-6].
- 13. As to claim 17, Tamura discloses the original boot block only performs mandatory initialization functions before checking for a secondary boot block [col. 2, lines 67-68, and col. 3, line 1]. Tamura teaches the boot processing initializes the computer system prior to checking for a secondary boot block for further boot processing.
- 14. As to claim 18, Tamura also discloses the original boot block is a ROM and therefore protected from modification [col. 2, lines 55-56].

Conclusion

Application/Control Number: 09/751,187

Art Unit: 2185

Page 6

Any inquiry concerning this communication or earlier communications from the 15. examiner should be directed to Eric Chang whose telephone number is (703) 305-4612. The examiner can normally be reached on M-F 9:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas Lee can be reached on (703) 305-9717. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

ec

THOMAS LEE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100